ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

Docea Power Announces DATE Highlights: Architectural-Level Power Modeling Demonstrations, Testimonial About Using Aceplorer for Mobile Design

Share

Docea PowerDATE

Email a Friend

Printer Friendly Version

Latest News Releases

Aceplorer 2.2 Adds New Library of Customizable Blocks, UPF 2.0 Support

GRENOBLE, FRANCE--(Marketwire - March 9, 2011) -

Who/What At the Design, Automation and Test in Europe (DATE 2011) event, Docea Power, the design-for-low-power company that delivers software for power and thermal analysis at the architectural level, will demonstrate a new version of its flagship software product, Aceplorer 2.2, with a library of generic blocks that can be customized by users to implement designs, and support for IEEE Std. 1801-2009, also known as Unified Power Format (UPF) 2.0. Aceplorer is used to model and optimize electronic design power consumption, early in the design cycle, at the architectural level.

Docea Power's Aceplorer will be covered in an ST-Ericsson presentation, by Patrick Arnould, Senior System Architect, titled, "How software development can benefit from a platform power model?"

When/Where Product Demonstrations: Tuesday, March 15, from 10:00 to 18:30 Wednesday, March 16, from 10:00 to 18:00 Thursday, March 17, from 10:00 to 17:00 Booth #39

Testimonial Tuesday, March 15, 2011 - 6:10-6:30pm, Exhibition Theatre, DATE Exhibition Floor

Alpexpo Espace Alpes Congres, Grenoble, France

Information and Registration To schedule a meeting with Docea Power, please email Ridha.hamza (a)doceapower.com or call +33 (0)4 27 85 82 97 For more information about Docea, please visit www.doceapower.com. To register for DATE, please visit www.date-conference.com.

About Docea Power Docea Power develops and commercializes a new generation of methodology and tools for enabling faster and more reliable power and thermal modelling at the electronic systems level. Its Aceplorer offers a consistent approach for executing architectural exploration and optimizing power and thermal behaviour of electronic systems at an early stage of a project. Docea's customers include manufacturers of electronic systems, chips and boards targeting wireless, multimedia, consumer, networking and automotive applications. For more information: www.doceapower.com.

Press contacts Europe: Chantal Cochini l'Ops PR +33(0)1 42 71 30 93 Chantal.cochini@lops.fr US: Georgia Marszalek ValleyPR LLC +1 (650) 345-7477 Georgia@ValleyPR.com



     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map