ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

Real Intent Verification Expert, Jin Zhang, Presents on Clock Domain Crossing (CDC) Verification & Resolving X-Propagation Bugs at IEEE ASIC Conference

Share

Who/What Jin Zhang, Director of Technical Marketing, at Real Intent Inc., the leading provider of software products that accelerate Early Functional Verification and Advanced Sign-off of electronic designs, will be presenting on two key verification topics -- Clock Domain Crossing (CDC) verification and resolving X-propagation bugs at the 9th International Conference on ASIC ( ASICON 2011) in Xiamen, China.

When/Where Tutorial "What You Need to Know for Effective CDC Verification" Jin Zhang Tuesday, October 25, 2011 (10:45-12:15) Location: Room A

Invited Paper "Don't Let the X-Bugs Bite: Conquer Elusive X-Propagation Issues Early! Get Them Before They Get You!" Lisa Piper, Jin Zhang Friday, October 28, 2011 (15:45-17:45) Location: Meeting Room 7

Xiamen International Seaside Hotel Xiamen, China

For More Information For more information about ASICON please visit http://www.asicon.org/. For more information about Real Intent please visit at www.realintent.com. To make an appointment with Real Intent at ASICON, please email Email Contact.

About Real Intent Real Intent is the leading provider of EDA software to accelerate Early Functional Verification and Advanced Sign-off of electronic designs. The company provides comprehensive CDC, Advanced RTL Analysis and Sign-off solutions to eliminate complex failure modes of SoCs. Real Intent's products lead the market in performance, capacity, accuracy and comprehensiveness. Please visit www.realintent.com for more information.

Acronyms CDC: Clock Domain Crossing EDA: Electronic Design Automation IP: Intellectual Property SoC: Systems-on-Chip RTL: Register Transfer Level

All trademarks and trade names are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Press Contact: Georgia Marszalek ValleyPR LLC +1-650-345-7477 Email Contact  Be the first to review this article



     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map