PFI Low-Power Design Guide Details Methodology and Design Examples Using the Common Power Format

Susan Runowicz-Smith — Cadence

Resources

The Cadence Incisive Verification IP Portfolio enables metric-driven verification, resulting in comprehensive verification of IP and SoC designs against the protocol specification.

CONTACT VENDOR

Find the component you need without hours of searching.

About the Author

Susan Runowicz-Smith

Susan Runowicz-Smith joined Cadence in 2002 following the acquisition of Simplex Solutions. As Business Enablement Group Director, she has been instrumental in driving industry-level initiatives including the Silicon Design Chain and the Power Forward Initiative. During her 20+ years in the EDA industry, she has wide ranging experience in business development, product marketing and EDA tool development at Simplex Solutions, Synopsys, LSI Logic, Zycad, Schlumberger and DEC. She received her B.S. in Applied Mathematics from the University of Massachusetts at Lowell.