ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Home  :  Search IP  :  IP Vendor List  :  A  :  ASIC Architect

ASIC Architect
ASIC Architect semiconductor IP catalog
2328G Walsh Ave.
Santa Clara, CA 95051
USA

ASIC Architect, Inc. is a high speed interface controller company based in Santa Clara, California, the heart of Silicon Valley. The company strives to provide the best products, support and services to its clients world-wide and it's this focus that translates into high quality of our products and services.

Share
ASIC Architect IP Catalog
16 matches found rss
IP Vendor IP Name Description
ASIC Architect PCIExpressEndpointCore-X1 PCIExpressEndpointCore-X1 - Low Silicon Footprint, Max Throughput
ASIC Architect PCIExpressEndpointCore-X2 PCIExpressEndpointCore-X2 - Low Silicon Footprint, Max Throughput
ASIC Architect PCIExpressEndpointCore-X4 PCIExpressEndpointCore-X4 - Low Silicon Footprint, Max Throughput
ASIC Architect PCIExpressEndpointCore-X8 PCIExpressEndpointCore-X8 - Low Silicon Footprint, Max Throughput
ASIC Architect PCIExpress_Dual_Mode_Core-X1 PCIExpress_Dual_Mode_Core-X1 - Dual Mode Rootport or Endpoint Operation
ASIC Architect PCIExpress_Dual_Mode_Core-X2 PCIExpress_Dual_Mode_Core-X2 - Dual Mode Rootport or Endpoint Operation
ASIC Architect PCIExpress_Dual_Mode_Core-X4 PCIExpress_Dual_Mode_Core-X4 - Dual Mode Rootport or Endpoint Operation
ASIC Architect PCIExpress_Dual_Mode_Core-X8 PCIExpress_Dual_Mode_Core-X8 - Dual Mode Rootport or Endpoint Operation
ASIC Architect PCIExpress_Root_Port_Core-X1 PCIExpress_Root_Port_Core-X1 - Low Silicon Footprint, Max Throughput
ASIC Architect PCIExpress_Root_Port_Core-X2 PCIExpress_Root_Port_Core-X2 - Low Silicon Footprint, Max Throughput
ASIC Architect PCIExpress_Root_Port_Core-X4 PCIExpress_Root_Port_Core-X4 - Low Silicon Footprint, Max Throughput
ASIC Architect PCIExpress_Root_Port_Core-X8 PCIExpress_Root_Port_Core-X8 - Low Silicon Footprint, Max Throughput
ASIC Architect PCIExpress_Switch_Port_Core-X1 PCIExpress_Switch_Port_Core-X1 - Low Silicon Footprint, Max Throughput
ASIC Architect PCIExpress_Switch_Port_Core-X2 PCIExpress_Switch_Port_Core-X2 - Low Silicon Footprint, Max Throughput
ASIC Architect PCIExpress_Switch_Port_Core-X4 PCIExpress_Switch_Port_Core-X4 - Low Silicon Footprint, Max Throughput
ASIC Architect PCIExpress_Switch_Port_Core-X8 PCIExpress_Switch_Port_Core-X8 - Low Silicon Footprint, Max Throughput
Page: 1
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
 SilTerra
SMIC
TSMC
 Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map