IP Talks at DAC 2010

advertisement.gif advertisement.gif
advertisement.gif
Algotronix
Algotronix logo
P.O. Box 23116
Edinburgh, EH8 8YB
UK

Algotronix specialises in the implementation of the Advanced Encryption Algorithm (AES) and related cryptographic standards. Our flagship IP is a comprehensive and efficient implementation of AES which targets all the main FPGA paltforms. We can also provide a design service to customise or extend the core for particular applications.
Algotronix IP Catalog
6 matches found rss
IP Vendor IP Name Description
Algotronix AES - GCM Implementation of AES in Galois Counter Mode (GCM)
Algotronix AES-G3-Altera-Reference-Design Interface between AES-G3 core and Altera NIOS Processor with software
Algotronix AES-GCM10G AES-GCM optimised for 10Gbit/sec IEEE 802.1 MAC Security
Algotronix AES_G2_PLATINUM AES Core Generation 2
Algotronix AES_G3 AES Core with configurable internal data path width
Algotronix DesignTag Red IP Tag Circuit - identifies intellectual property in an operating chip
Page: 1
 
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement.gif
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
GSA Risk Profile  Learn more about GSA risk profiles       QIP Rated  Learn more about GSA risk profiles
      ChipEstimate.com Chip Planning & IP Portal
      Copyright © 2010 ChipEstimate.com. All rights reserved.  Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map