ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog ChipEstimate.com Chip Planning Portal and Semiconductor IP Catalog
Visit IP Talks at DAC 2013 to learn the latest about semiconductor IP

Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com
Advertise on the world's largest semiconductor IP catalog at ChipEstimate.com

Arteris

Arteris semiconductor IP catalog
1741 Technology Drive, Suite 250
San Jose, CA 95110
USA

Arteris is a start-up based in Paris, France and San José, California, U.S.A. The company was founded in 2003 by a group of semiconductor industry veterans. The company's focus is on the next-generation of challenges associated with System-on-Chip (SoC) design: on-chip communications, or Network-on-Chip (NoC).

Arteris is backed by an international set of venture capitalists and its management team brings experience from the communications, semiconductor, EDA, and IP industries.

The following key networking concepts are part of Arteris answer to the needs of SoC designers:
  • Separation of the communication protocol and its hardware implementation into well-defined layers, to facilitate independent optimization of each layer.
  • Packetization of transactions entering the NoC.
  • Use of standardized packets for all information flows (data, control).
  • Switch and link-style fabric(s) with QOS-aware packet routing.
  • Flexible NoC topologies to match total system performance needs
To this end, Arteris technology has been developed to provide the best possible wire efficiency, along with the warranty that the interconnect will not bottleneck the final SoC.

Arteris completes its offer with a powerful set of EDA tools to analyze and implement the best NoC solution for today's multimedia, telecommunication infrastructure and application processor chips.

Share
Arteris IP Catalog
1 matches found rss
IP Vendor IP Name Description
Arteris NoC IP Library NoC IP Library provides all the components for building an optimal NoC interconnect
Page: 1
 
Search For Semiconductor Design and Verification IP
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
QIP Rated

     Language: Search for Semiconductor Design and Verification IP at ChipEstimate.com English | Search for Semiconductor Design and Verification IP at ChipEstimate.jp Japanese | Search for Semiconductor Design and Verification IP at ChipEstimate.cn Chinese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2013 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  ChipEstimate.com Semiconductor IP on LinkedIn  ChipEstimate.com Semiconductor IP Channel on YouTube  ChipEstimate.com Semiconductor IP on Facebook  ChipEstimate.com Semiconductor IP on Google+ 


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map