IP Talks at DAC 2012

advertisement.gif
Bookmark and Share

Verification IP Portal

In the News

Fairchild Semiconductor’s Enhanced Reset Timers Give Mobile Device Users a Simple Reset Solution for Hardware Lock Ups
05/16/2012

RFaxis Reveals Breakthrough in Its CMOS RF Front-End Technology for Wi-Fi Enabled Mobile Handsets
05/16/2012

Carbon Design Systems Unveils Off-the-Shelf Performance Analysis for ARM Cortex-A Processors
05/16/2012

More News

Tech Talks

SoC Verification Requires 100x Performance Boost: Accelerated verification IP needed to enable simulation acceleration
Cadence (05/08/2012)

DDR Bandwidth Optimization - Saving money, saving power
Cadence (04/10/2012)

Delivering Great Audio with an SoC-Ready, IP Subsystem Solution
Synopsys (04/03/2012)

More Tech Talks

White papers

Technical Considerations for Implementing USB 3.0 on SoCs
Synopsys (05/11/2012)

Audio Subsystems for Efficient SoC Integration: Integrating High-Definition Multi-Channel Audio Solutions at the Speed of Sound
Synopsys (03/30/2012)

High-End Audio Made Easy: The Software Story: Software Integration of an Audio Subsystem into a System on Chip
Synopsys (03/30/2012)

More White Papers

Request VIP

Do you have questions on the IP offerings listed here? Our IP Concierge service can contact leading IP suppliers on your behalf, and those that meet your needs will reply to you directly.

About VIP

VIP is prefabricated building blocks that you can drop into your flow to perform a predefined function. But instead of becoming blocks of the design itself, Verification IP blocks become parts of the testbench used in verification. Like other IP, verification IP can, in theory, be designed for reuse or licensed from third parties.

Latest VIP

IP Vendor IP Name Description
Truechip Local Interconnect Network Verification IP LIN Verification IP
Truechip CAN Verification IP CAN Verification IP
Cadence Ethernet-UVC-VIP Ethernet Universal Verification Component (UVC), OVM Compliant
Cadence Memory Model Portfolio Comprehensive portfolio of Verification IP models for memories
Avery Design Systems UFS-Xactor UFS VIP in native SystemVerilog (UVM/OVM/VMM)
Avery Design Systems MIPI-Xactor MIPI VIP in native SystemVerilog (UVM/OVM/VMM)
ChenXiao Technologies CXT3001 Circuit Emulation Service uses SAToP/CESoPSN.Support E1 and STM1/OC3 interface. For example,support 8xchannelized STM1.
ChenXiao Technologies C001 Burst-CDR for EPON and GPON. Based on GTX/GTH.
Synopsys VIP, AMBA, AXI Master AXI Master
Synopsys VIP, OCP Monitor OCP Monitor
HDL Design House Solution for the verification of PIF-based systems HDH PIF 32000 - The Verification IP for the Tensilica Processor Interface (PIF)®
nSys Design Systems MIPI_HSI_nVS MIPI HSI Verification IP in native SystemVerilog (UVM/OVM/VMM) & Verilog
HDL Design House UVM Solution for Serial Flash Memories HSV 900 - reusable verification solution for serial flash memories (such as Spansion S25FL)
ExpertIO PCI Express (PCIe) SVC PCI Express Gen 1-3 Verification IP

More VIP

Latest VIP Videos

More Videos 

Search VIP Search All

Keywords
Vendor
Protocol
Design Category
 
advertisement.gif
advertisement.gif

  Language: English | Japanese
 
      ChipEstimate.com Chip Planning & IP Portal -- Copyright © 2012 ChipEstimate.com. All rights reserved.
ChipEstimate.com Twitter feed  Linked In account  ChipEstimate YouTube channel  ChipEstimate Facebook Page


       Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map