250iHP_ADC_09
NTLab
250iHP_ADC_10
NTLab
IEEE802.11n/ac/ax...
Global IP Core
MXL-CDPHY-PLL-...
Mixel
MXL-DPHY-4p5G-...
Mixel
dwc_arc_npx6_...
Synopsys
DolphinWare Verification I...
Dolphin Technology
JESD204 Verification IP
Comcores
USB 3.2 Verification IP (V...
Cadence
UFS Memory Model
Cadence
MIPI SPMI PSVIP
SmartDV
MIPI SOUNDWIRE PSVIP
SmartDV
sCODa-MT1-LR.06_TSMC_28_...
Dolphin Design
POR-BOR-LS-1.62-3.63-0.5...
Dolphin Design
7-track Standard Cell Li...
Dolphin Technology
NAND Flash ONFi 4/3/2/1,...
Cadence
General purpose, low are...
Silicon Creations
ChipEstimate.TV Featured Video
Xvisio and Cadence Work Together to Build the World a Metaverse
TIME SENSITIVE NETWORKING: An Introduction to TSN Analog and Power Management Trends in ASIC and ... A Process Independent Power Optimised Register ...IMAGINATION TENSOR TILING5G Technology and Transceiver Architecture Complex Chip Design - Clearing the Final ...Seize the Ethernet TSN Opportunity
Key Hardware IP Enables the Software-Defined ... Is it time to look at FD-SOI -- Again? Part 2: ... 112G SerDes with Extended Long-Reach ... ARC VPX Vector DSPs: Digital Signal Processing ... Pushing the Envelope with PCIe 6.0: Bringing ... The Evolution of Neural Processing for ... Is it time to look at FD-SOI -- Again? Part 1: ...
The automotive industry is going through disruptive transformations owing to recent trends in comfort, connectivity, ...
With the DRAM fabrication advancing from 1x to 1y to 1z and further to 1a, 1b and 1c nodes along with the DRAM ...
- Cadence Accelerates Hyperscale SoC Design with Industry’s First ...
- Cadence Library Characterization Solution Accelerates Delivery and ...
- OPENEDGES Passes the Eligibility Examination of the KOSDAQ listing
- Mobiveil and Avery Design Systems Extend Partnership to Accelerate ...
- Mobiveil, Flash Memory Summit Gold Sponsor, to Showcase Broad ...
- Accellera Announces Proposed Working Group to Explore Clock Domain ...
Our Partners
SEMICONDUCTOR IP CATEGORIES