Home  >  Blogs  >  Cadence Implementation Flow for an ARM Cortex-A73 at 10nm

About the Author

Paul is the editor of Cadence's Breakfast Bytes, a daily source of industry news and analysis. He has over 30 years experience in the semiconductor and EDA industries, including tours of duty at VLSI Technology, Ambit Design Systems, Cadence and more. He has a computer science degree from Cambridge University and a PhD from Edinburgh University.