Home > Browse > Digital Core IP > Clock > Clock Generator

Clock Generator / IP Cores Results

6 matches found

INICORE

iniADPLL All-Digital Phase Locked Loop

CologneChip

C3-PLL-2 Phase Locked Loop (PLL) frequency synthesizer core, fully digital circuitry using standard cell libraries

CologneChip

C3-PLL-1 Phase Locked Loop (PLL) frequency multiplier core, fully digital circuitry using standard cell libraries

Boeing

PLL-90-Lib PLL for use in microprocessor applications. Radiation Hardened by Design

Cadence

PWM - Pulse Width Modulator IP Cadence Peripheral IP for Pulse Width Modulator (PWM)

Dolphin Technology

Dolphin Triple Timer controller Dolphin Triple Timer controller

Related Documents

Cadence

Cadence SoC Realization

Xilinx

Simulating FPGA Power Integrity Using S-Parameter Models

Xilinx

The Xilinx Isolation Design Flow for Fault-Tolerant Systems

Xilinx

Xilinx Redefines Power, Performance, and Design Productivity with Three Innovative 28 nm FPGA Families: Virtex-7, Kintex-7, and Artix-7 Devices

Xilinx

Considerations Surrounding Single Event Effects in FPGAs,ASICs, and Processors

Xilinx

Practical Use of FPGAs and IP in DO-254 Compliant Systems

Xilinx

Partial Reconfiguration of Xilinx FPGAs Using ISE Design Suite

Xilinx

Lowering Power at 28 nm with Xilinx 7 Series FPGAs

Xilinx

High-Volume Spartan-6 FPGAs: Performance and Power Leadership by Design

Xilinx

Improving Performance in Spartan-6 FPGA Designs

1 2

Latest IP

WEA811S45G

weasic

WEA1014S46G

weasic

WEA116S45G

weasic

WEA48S55T

weasic

802.11 ax + BLEv5.3 +15....

T2M

Most Popular IP

NFC (PICC, UHF, Controller) IP

T2M

General purpose, low jitter fractional-N PLL

Silicon Creations

M31 PCIe 5.0 PHY IP for Storage and High Bandwidth Connection

M31 Technology Corporation

DDR-PHY-TCI-TN28HPCP-DDR43PHY

True Circuits

MEERKAT_1_SLG_IN-CHIP_MONITORING

Dolphin Design

SDRAM DDR3/2 & LPDDR3/2 Hardened PHY - TSMC 65nm

Dolphin Technology