Chip Signal
ChipEstimate.com - Chip Planning Portal
  • English
    • English
    • Japanese
    • Chinese
  • Log In
    • Log In
    • Register
    • Partner Login
  • Search IP
    • Advanced Search
    • Request IP
    • Browse IP
    • Compare IP
    • IP Vendor List
    • Verification IP
    • FPGA
  • IP Vendors
    • IP Vendors
    • TSMC
    • GLOBALFOUNDRIES
    • SMIC
    • Common Platform
    • Verification IP
    • Cadence
    • FPGA
    • Non-Commercial IP
  • IP Resources
    • Compare IP
    • White Papers
    • Tech Talks
    • Videos
    • Blogs
    • Newsletters
    • Headline News
    • Industry Trends
  • Partners
    • Overview
    • Join
    • Login
  • Support
    • Support
    • Contact Us
    • My Account
  • About Us
    • Overview
    • Contact Us
  • Log In
  • English
    • English
    • Japanese
    • Chinese
  • Search IP
    • Advanced Search
    • Request IP
    • Browse IP
    • Compare IP
    • IP Vendor List
    • Verification IP
    • FPGA
  • IP Vendors
    • IP Vendors
    • Common Platform
    • GLOBALFOUNDRIES
    • SMIC
    • TSMC
    • Cadence
    • FPGA
    • Non-Commercial IP
  • IP Resources
    • Compare IP
    • White Papers
    • Tech Talks
    • Videos
    • Blogs
    • Newsletters
    • Headline News
    • Industry Trends
  • Partners
    • Overview
    • Join
    • Login
  • Support
    • Support
    • Contact Us
    • My Account
    • Do Not Sell My Info
  • About Us
    • Overview
    • Contact Us
Industry News
the latest top stories
Search
World’s Most Trusted IP Resource

Industry News

Digital Blocks extends leadership of UDP/IP networking with 50 & 100 GbE

GLEN ROCK, New Jersey, January , 2020 - Digital Blocks, a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for system-on-chip (SoC) ASIC, ASSP, & FPGA developers with Embedded Processor & Peripherals requirements, extends its leadership of low-latency, high performance UDP/IP networking Verilog Cores with releases for 50 & 100 GbE networks.

These releases joins Digital Blocks 1 GbE, 10 GbE, 25 GbE, & 40 GbE UDP Hardware Protocol Stacks IP Cores.

Advanced Features

The UDP IP Core supports IPv4, ICMP, IGMP, ARP, DHCP, VLAN & Jumbo frames. On the network side, the interface support Ethernet MAC’s from Intel/Altera, Xilinx, and Synopsys. More information can be obtained at https://www.digitalblocks.com/ip-cores-networking.html

Price and Availability

Digital Blocks UDP Protocol Hardware Stack IP Cores are available immediately in synthesizable Verilog, along with a simulation test bench with expected results, datasheet, and user manual. For further information, product evaluation, or pricing, please go to Digital Blocks at http://www.digitalblocks.com

About Digital Blocks

Digital Blocks is a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for system-on-chip (SoC) ASIC, ASSP, & FPGA developers requiring best-in-class IP for Embedded Processors, I2C/SPI/DMA Peripherals, MIPI I3C peripheral, TFT LCD/OLED Display Controllers & Processors, 2D Graphics Hardware Accelerator Engines, Display Link Layer Drivers, Video Signal & Image Processing, and Low-Latency TCP/UDP/RTP Hardware Protocol Stacks.

Digital Blocks designs silicon-proven IP cores for technology systems companies, reducing customer’s development costs and significantly improving their time-to-volume goals. Digital Blocks is located at 587 Rock Rd, Glen Rock, NJ 07452 (USA). Phone: +1-201-251-1281; Fax: +1- 702-552-1905; Media Contact: info@digitalblocks.com; Sales Inquiries: info@digitalblock.com; On the Web at www.digitalblocks.com

Digital Blocks is a registered trademark of Digital Blocks, Inc. All other trademarks are the property of their respective owners.

Brought to you by ChipEstimate.com



Digital Blocks IP Catalog
View All

Other Top Stories

  • Cadence Advances Radar, Lidar and Communications Processing for ...
  • Synopsys and Arm Strengthen Partnership to Advance Next-Gen Mobile ...
  • VIDATRONIC ANNOUNCES POWER MANAGEMENT IP NOW CERTIFIED ON ...
  • UMC, eMemory, and PUFsecurity Announce Successful Silicon-Proven ...
  • FLEX LOGIX AND CEVA ANNOUNCE FIRST WORKING SILICON OF A DSP WITH ...
  • New Cadence Xcelium Apps Accelerate Simulation-Based Verification ...
View All

Latest IP

    SMIC15LV_MC

    VeriSilicon

    SMIC25 MC

    VeriSilicon

    SMIC09LL 9T HVT STD Cells

    VeriSilicon

    SMIC09LL 9T RVT STD Cells

    VeriSilicon

    SMSB11ULL

    VeriSilicon
View All

Blogs

Demystifying CXL.cache

Demystifying CXL.cache

By Sangeeta Soni Posted 5.13.2022
If you have worked with Peripheral Component Interconnect Express (PCIe) in the past, you ...
System Verification Scoreboard: Its Role and Partnership with Verification IPs

System Verification Scoreboard: Its Role and Partnership with Verification IPs

By Dimitry Pavlovsky Posted 4.29.2022
As discussed in the last installment of the blog, a robust system level scoreboard is esse...
Search IP
Advanced
Request IP
Browse IP
Compare IP
IP Vendor List
Verification IP
FPGA
IP Vendors
All Vendors
FPGA
Non-Commercial IP
Foundries
TSMC
GLOBALFOUNDRIES
SMIC
Common Platform
IP Resources
Compare IP
White Papers
Tech Talks
Videos
Blogs
Newsletter
Headline News
DAC - IP Talks
Industry Trends
Partners
Overview
Join
Login
Support
Support
Contact Us
My Account
Do Not Sell My Info
About Us
Overview
Contact Us
ChipEstimate.com Chip Planning & IP Portal -- Copyright © ChipEstimate.com. All rights reserved.
Privacy Policy Terms of Use