Home  >  Browse  >  Off-Chip Interface IP  >   Embedded I/O Cores

Embedded I/O Cores / IP Cores Results

DLL

Delay Locked Loops (DLL) are timing circuits that are used to eliminate propagation delay and clock skew between output clock signals on the device.

Browse for DLL IP / IP Cores

Other

Other IP includes many additional types of Embedded I/O Cores IP

Browse for Other IP / IP Cores

PHY

PHY IP provides the physical layer of the OSI model, which connects a link layer device to the physical medium

Browse for PHY IP / IP Cores

PLL

Phase Locked Loops (PLL) are timing circuits that generate output signals that are phase-related to a reference signal, which keeps the phases of the two signals matched.

Browse for PLL IP / IP Cores

Serdes

Serializer/Deserializer (SERDES) technology is used in high speed applications to convert data between serial and parallel data interfaces

Browse for Serdes IP / IP Cores

View All

Latest IP

View All
Most Popular IP
Dual Port SRAM Compiler - TSMC 6nm
Dolphin Technology
PLL-TCI-TN7FFLVT-CGLPLL
True Circuits
LDO SGC73025 LOW NOISE REG FOR USB PLL SERDES
SiliconGate
PowerVR GE8322 GPU Graphics Processor 
Imagination Technologies
ISDB-S3 Demodulator & Decoder IP
T2M
dwc_adc_highspeed_sar_globalfoundries
Synopsys
ChipEstimate.com Chip Planning & IP Portal -- Copyright © ChipEstimate.com. All rights reserved.