Chip Signal
ChipEstimate.com - Chip Planning Portal
  • English
    • English
    • Japanese
    • Chinese
  • Log In
    • Log In
    • Register
    • Partner Login
  • Search IP
    • Advanced Search
    • Request IP
    • Browse IP
    • Compare IP
    • IP Vendor List
    • Verification IP
    • FPGA
  • IP Vendors
    • IP Vendors
    • TSMC
    • GLOBALFOUNDRIES
    • SMIC
    • Common Platform
    • Verification IP
    • Cadence
    • FPGA
    • Non-Commercial IP
  • IP Resources
    • Compare IP
    • White Papers
    • Tech Talks
    • Videos
    • Blogs
    • Newsletters
    • Headline News
    • Industry Trends
  • Partners
    • Overview
    • Join
    • Login
  • Support
    • Support
    • Contact Us
    • My Account
  • About Us
    • Overview
    • Contact Us
  • Log In
  • English
    • English
    • Japanese
    • Chinese
  • Search IP
    • Advanced Search
    • Request IP
    • Browse IP
    • Compare IP
    • IP Vendor List
    • Verification IP
    • FPGA
  • IP Vendors
    • IP Vendors
    • Common Platform
    • GLOBALFOUNDRIES
    • SMIC
    • TSMC
    • Cadence
    • FPGA
    • Non-Commercial IP
  • IP Resources
    • Compare IP
    • White Papers
    • Tech Talks
    • Videos
    • Blogs
    • Newsletters
    • Headline News
    • Industry Trends
  • Partners
    • Overview
    • Join
    • Login
  • Support
    • Support
    • Contact Us
    • My Account
    • Do Not Sell My Info
  • About Us
    • Overview
    • Contact Us
Industry News
the latest top stories
Search
World’s Most Trusted IP Resource

Industry News

EnSilica launches Constant False Alarm Rate (CFAR) IP for automotive driver-assist applications

Matched to EnSilica's pipelined FFT IP core, it frees up the apps processor by presenting a marked up radar image

Wokingham, UK - 18th November 2013. EnSilica, a leading independent provider of IC design services and system solutions, has launched a Constant False Alarm Rate (CFAR) soft IP core for use in situational awareness radar sensors for automotive driver-assist applications. The hardware accelerated CFAR IP is matched to EnSilica’s pipelined FFT IP core and, operating on continuous data at one bin per clock cycle, the combination of cores delivers a substantially reduced data set for analysis by the processor. The development of the CFAR IP also followed the guidelines necessary for integration with devices adhering to the ISO 26262 functional safety standard for road vehicles.

Situational radar sensors can be used in a wide variety of driver-assist applications such as advanced electronic stability control systems, pre-crash impact mitigation, blind spot and lane departure detection, and self-parking. 1D and 2D-CFAR is used in these applications to identify relevant objects or targets from the background clutter of a radar image and tag them for further processing. As driver-assist applications grow in complexity, the challenge is processing all the available data while recognising that a very large percentage of the field of view does not contain relevant objects. The EnSilica CFAR IP coupled with a 2K point FFT can calculate and search over 200,000 Fourier Transforms per second, reducing the radar image to a manageable number of possible objects that are critical to the driver safety.

The highly configurable EnSilica CFAR IP implements all the popular compute intensive algorithms, including GOSCA, GOSGO, GOSSO, CA, GOCA and GOSA, that would normally be applied in software and which involve real-time data transform, sorting and selection. The soft IP can be targeted for implementation in either FPGA or ASIC technologies to address a wide range of market segments.

"All-round vehicle radar is becoming a key component of future vehicle electronic control systems," said Ian Lankshear, CEO of EnSilica. "The challenge is that it provides a massive amount of real-time data that has to be processed. The combination of our CFAR IP and pipelined FFT IP offloads this to hardware, resulting in extreme data reduction and predictable latency."

About EnSilica

EnSilica is an established company with many years experience providing high quality IC design services to customers undertaking FPGA and ASIC designs. EnSilica has an impressive record of success working across many market segments with particular expertise in multimedia and communications applications. Customers range from start-ups to blue-chip companies. EnSilica can provide the full range of IC design services, from System Level Design, RTL coding and verification through to either a FPGA device or the physical design for ASIC designs. EnSilica also offers a portfolio of IP, including a highly configurable 16/32 bit embedded processor called eSi-RISC, the eSi-Comms range of communications IP, eSi-Connect range of processor peripherals and eSi-Crypto encryption IP. For further information about EnSilica, visit http://www.ensilica.com.

All trademarks are recognised and are the property of their respective companies.

Media contacts:

Dr. David Wheeler
Technical Director for EnSilica
Tel: +44 (0)1183 217 332.
Email: ChipEstimate.com



EnSilica IP Catalog
View All

Other Top Stories

  • Cadence Advances Radar, Lidar and Communications Processing for ...
  • Synopsys and Arm Strengthen Partnership to Advance Next-Gen Mobile ...
  • VIDATRONIC ANNOUNCES POWER MANAGEMENT IP NOW CERTIFIED ON ...
  • UMC, eMemory, and PUFsecurity Announce Successful Silicon-Proven ...
  • FLEX LOGIX AND CEVA ANNOUNCE FIRST WORKING SILICON OF A DSP WITH ...
  • New Cadence Xcelium Apps Accelerate Simulation-Based Verification ...
View All

Latest IP

    SMIC15LV_MC

    VeriSilicon

    SMIC25 MC

    VeriSilicon

    SMIC09LL 9T HVT STD Cells

    VeriSilicon

    SMIC09LL 9T RVT STD Cells

    VeriSilicon

    SMSB11ULL

    VeriSilicon
View All

Blogs

Demystifying CXL.cache

Demystifying CXL.cache

By Sangeeta Soni Posted 5.13.2022
If you have worked with Peripheral Component Interconnect Express (PCIe) in the past, you ...
System Verification Scoreboard: Its Role and Partnership with Verification IPs

System Verification Scoreboard: Its Role and Partnership with Verification IPs

By Dimitry Pavlovsky Posted 4.29.2022
As discussed in the last installment of the blog, a robust system level scoreboard is esse...
Search IP
Advanced
Request IP
Browse IP
Compare IP
IP Vendor List
Verification IP
FPGA
IP Vendors
All Vendors
FPGA
Non-Commercial IP
Foundries
TSMC
GLOBALFOUNDRIES
SMIC
Common Platform
IP Resources
Compare IP
White Papers
Tech Talks
Videos
Blogs
Newsletter
Headline News
DAC - IP Talks
Industry Trends
Partners
Overview
Join
Login
Support
Support
Contact Us
My Account
Do Not Sell My Info
About Us
Overview
Contact Us
ChipEstimate.com Chip Planning & IP Portal -- Copyright © ChipEstimate.com. All rights reserved.
Privacy Policy Terms of Use