Home > Browse > Off-Chip Interface IP > Bus Interface IP > PCI

PCI Interface / IP Cores Results

44 matches found

Beyond Semiconductor

PCI 32 Bridge Controller PCI 2.2 compliant 32bit, 66MHz Initiator and Target. Up to 6 4KB-1GB images. AHB or Wishbone bus interface.

CAST

PCI-HB-AHB PCI to AMBA AHB Host Bridge Core

CAST

PCI-DHB-AHB AMBA AHB Device/Host Bridge Core

T2M

Z80 CPU IP Z809 Advanced 8 bit Microprocessor IP

Aragio Solutions

RGO_CSM11_33V_NOM_30C_PCI PCI Pad Set

Aragio Solutions

RGO_CSM11_33V_NOM_50C_PCI PCI Pad Set

Aragio Solutions

RGO_CSM13_33V_HP_35_PCI_X_133 PCI_x_133 Staggered IO Pad Set

Aragio Solutions

RGO_CSM13_33V_HP_60_PCI_X_133 PCI_x_133 Inline IO Pad Set

Aragio Solutions

RGO_CSM13_33V_LP_35_PCI_X_133 PCI_x_133 Staggered IO Pad Set

Aragio Solutions

RGO_CSM13_33V_LP_60_PCI_X_133 PCI_x_133 Inline IO Pad Set

1 2 3 4 5

Related Documents

Xilinx

Simulating FPGA Power Integrity Using S-Parameter Models

Xilinx

The Xilinx Isolation Design Flow for Fault-Tolerant Systems

Xilinx

Xilinx Redefines Power, Performance, and Design Productivity with Three Innovative 28 nm FPGA Families: Virtex-7, Kintex-7, and Artix-7 Devices

Xilinx

Considerations Surrounding Single Event Effects in FPGAs,ASICs, and Processors

Xilinx

Practical Use of FPGAs and IP in DO-254 Compliant Systems

Xilinx

Partial Reconfiguration of Xilinx FPGAs Using ISE Design Suite

Xilinx

Lowering Power at 28 nm with Xilinx 7 Series FPGAs

Xilinx

High-Volume Spartan-6 FPGAs: Performance and Power Leadership by Design

Xilinx

Improving Performance in Spartan-6 FPGA Designs

Xilinx

Reducing Switching Power with Intelligent Clock Gating

1 2

Latest IP

LVDS Tx PHY IP

T2M

USB 3.0/ PCIe 3.0/ SATA ...

T2M

IEEE802.11n/ac/ax WiFi L...

Global IP Core

DDR-PHY-TCI-TN28HPCP...

True Circuits

PLL-TCI-TN7FF-CGHPLL

True Circuits

Most Popular IP

PermSRAM-128b-3FTP-IBM-180nm-G

NSCore

EZ0008K8AB180MX11

eMemory

USB 3.x Hub IP

SmartDV

EE0064X8CW180BF07

eMemory

CXL 2.0 Controller

Rambus

MI2Cv2

Mentor