Chip Signal
Toggle navigation
English
English
Japanese
Chinese
Log In
Log In
Register
Partner Login
Search IP
Advanced Search
Request IP
Browse IP
Compare IP
IP Vendor List
Verification IP
FPGA
IP Vendors
IP Vendors
TSMC
GLOBALFOUNDRIES
SMIC
Common Platform
Verification IP
Cadence
FPGA
Non-Commercial IP
IP Resources
Compare IP
White Papers
Tech Talks
Videos
Blogs
Newsletters
Headline News
Industry Trends
Partners
Overview
Join
Login
Support
Support
Contact Us
My Account
About Us
Overview
Contact Us
Log In
English
English
Japanese
Chinese
Search IP
Advanced Search
Request IP
Browse IP
Compare IP
IP Vendor List
Verification IP
FPGA
IP Vendors
IP Vendors
Common Platform
GLOBALFOUNDRIES
SMIC
TSMC
Cadence
FPGA
Non-Commercial IP
IP Resources
Compare IP
White Papers
Tech Talks
Videos
Blogs
Newsletters
Headline News
Industry Trends
Partners
Overview
Join
Login
Support
Support
Contact Us
My Account
Do Not Sell My Info
About Us
Overview
Contact Us
IP
at your fingertips
Search IP here
World’s Most Trusted IP Resource
Home
>
Browse
>
Analog & Mixed Signal IP
>
Clock
> PLL
Phase Locked Loop - PLL IP / IP Cores Results
1898 matches found
Advanced RFIC
ARF70001-a
170-500MHz PLL
LDIC
LD-PLL-0020-050
PLL, 1500MHz
Uleadtek
RS_PLL_4
RS_PLL_4
Pultronics
PLL_900MHz_018CSM_with_BIST
PLL_900MHz_018CSM with PLL BIST_900MHz_018CSM
Pultronics
PLL_900MHz_018CSM
PLL_900MHz_018CSM with wide freqency range
Mixel
MXL-PLL-MIPI-PXL
MIPI PLL
Mixel
MXL-PLL-MIPI-PXL
MIPI PLL
Mixel
MXL-PLL-MIPI-PXL
MIPI PLL
Mixel
MXL-PLL-MIPI-PXL
MIPI PLL
Mixel
MXL-PLL-MIPI
MIPI PLL
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
View all
Related Documents
Synopsys
How System-Level Trade-Offs Drive Data Converter Decisions
Synopsys
Hi-Fi Audio: Unveiling the Hidden dBs
Synopsys
Show Me the Next-Generation HDMI
Synopsys
Sweet Sounding SoCs: Why Analog Audio IP Lowers Costs and Sounds Better than Digital PWM
Synopsys
Understanding Clock Jitter Effects on Data Converter Performance and How to Minimize Them
Cadence
Cadence SoC Realization
Synopsys
Addressing Power and Speed Requirements of Mobile Devices with Data Converter IP
Synopsys
Implementing Audio Codecs in 28-nm Mobile Multimedia Advanced SoCs
Sidense (a part of Synopsys)
NVM memory: A Critical Design Consideration for IoT Applications
Cadence
Verifying the LIN automotive network
1
2
3
4
View all
View All
Latest IP
LVDS Tx PHY IP
T2M
USB 3.0/ PCIe 3.0/ SATA ...
T2M
IEEE802.11n/ac/ax WiFi L...
Global IP Core
DDR-PHY-TCI-TN28HPCP...
True Circuits
PLL-TCI-TN7FF-CGHPLL
True Circuits
View All
Most Popular IP
PermSRAM-128b-3FTP-IBM-180nm-G
NSCore
EZ0008K8AB180MX11
eMemory
USB 3.x Hub IP
SmartDV
EE0064X8CW180BF07
eMemory
CXL 2.0 Controller
Rambus
MI2Cv2
Mentor
Search IP
Advanced
Request IP
Browse IP
Compare IP
IP Vendor List
Verification IP
FPGA
IP Vendors
All Vendors
FPGA
Non-Commercial IP
Foundries
TSMC
GLOBALFOUNDRIES
SMIC
Common Platform
IP Resources
Compare IP
White Papers
Tech Talks
Videos
Blogs
Newsletter
Headline News
DAC - IP Talks
Industry Trends
Partners
Overview
Join
Login
Support
Support
Contact Us
My Account
Do Not Sell My Info
About Us
Overview
Contact Us