Chip Signal
ChipEstimate.com - Chip Planning Portal
  • English
    • English
    • Japanese
    • Chinese
  • Log In
    • Log In
    • Register
    • Partner Login
  • Search IP
    • Advanced Search
    • Request IP
    • Browse IP
    • Compare IP
    • IP Vendor List
    • Verification IP
    • FPGA
  • IP Vendors
    • IP Vendors
    • TSMC
    • GLOBALFOUNDRIES
    • SMIC
    • Common Platform
    • Verification IP
    • Cadence
    • FPGA
    • Non-Commercial IP
  • IP Resources
    • Compare IP
    • White Papers
    • Tech Talks
    • Videos
    • Blogs
    • Newsletters
    • Headline News
    • Industry Trends
  • Partners
    • Overview
    • Join
    • Login
  • Support
    • Support
    • Contact Us
    • My Account
  • About Us
    • Overview
    • Contact Us
  • Log In
  • English
    • English
    • Japanese
    • Chinese
  • Search IP
    • Advanced Search
    • Request IP
    • Browse IP
    • Compare IP
    • IP Vendor List
    • Verification IP
    • FPGA
  • IP Vendors
    • IP Vendors
    • Common Platform
    • GLOBALFOUNDRIES
    • SMIC
    • TSMC
    • Cadence
    • FPGA
    • Non-Commercial IP
  • IP Resources
    • Compare IP
    • White Papers
    • Tech Talks
    • Videos
    • Blogs
    • Newsletters
    • Headline News
    • Industry Trends
  • Partners
    • Overview
    • Join
    • Login
  • Support
    • Support
    • Contact Us
    • My Account
    • Do Not Sell My Info
  • About Us
    • Overview
    • Contact Us
Industry News
the latest top stories
Search
World’s Most Trusted IP Resource

Industry News

Quality Designer and IT Training at the 59th Design Automation Conference

Educational sessions for design engineers, IT professionals and data scientists focusing on AI/ML and Cloud-based design

SAN FRANCISCO, CA. – May 11, 2022– The Design Automation Conference (DAC), the premier event devoted to the design and design automation of electronic chips to systems, has enhanced its educational training program for 2022. The popular Thursday is Training Day program provided by Doulos, allows DAC attendees to attend quality design training sessions on trending and sought-after subjects. Complimenting the Thursday is Training Day program, is a new session, Machine Learning Bootcamp for Data Scientists, from Catalit and three training sessions on Tuesday and Wednesday for IT professionals provided by Microsoft Azure, Google and NetApp in the Design-On-Cloud Theater, sponsored by Synopsys.

The 59th DAC will be held at Moscone West Center in San Francisco, CA, from July 10–14, 2022. DAC will co-locate with SEMICON West 2022, which is being held at Moscone North and South halls.

Thursday is Training Day offers DAC attendees the opportunity to learn a variety of popular programming subjects from leading training provider Doulos. Attendees may choose sessions from two parallel tracks. Many attendees will want to attend both the morning and afternoon sessions from the same track, but it is also possible to mix-and-match sessions from two different tracks or to attend just a single half-day session.

Thursday is Training Day sessions provided by Doulos:

  • Track 1, Part I: Moving to Embedded C++
  • Track 1, Part II: Anatomy of an Embedded Linux System & User/Kernel Debug

  • Track 2, Part I: The Python Language: Become a Pythoneer!
  • Track 2, Part II: Deep Learning for Electronic Engineers

In addition to the traditional Thursday is Training Day, Doulos will host a lunch and learn tutorial on Python for Scientific Computing and Deep Learning on Wednesday, July 13, at DAC between 12:15-1:15 p.m. In this lunch and learn session, you will learn enough to start using Python as a scripting language and you will become sufficiently familiar with Python to start making sense of the emerging libraries and frameworks used for deep learning. This tutorial will teach you some of the amazing things you can do with Python right out-of-the-box! Pre-registrants also receive a $50.00 discount coupon to attend one Doulos main sessions on Thursday is Training Day. Lunch and learn registration.

Machine Learning Bootcamp for Data Scientists provide by Catalit

This hands-on machine learning bootcamp is a half-day session where students learn to train machine learning models to solve both regression and classification problems. At the end of attending both modules the students will have learnt how to prepare the data and feed it to a machine learning model and learn the most useful concept in machine learning: rapid iteration. Detailed information can be found at:

Module 1: Introduction to machine learning in Python. At the end of this module the students will have learnt how to prepare the data and feed it to a machine learning model, as well as how to evaluate the model accuracy.

Module 2: Improving machine learning models. At the end of this module the students will have learnt a method to successfully apply machine learning to problems in their work.

Design On Cloud Theater – Cloud Based Design Training

These complimentary three-hour training sessions provided by Microsoft Azure, Google and Netapps provide IT professionals with skills necessary to support design on cloud. Session will be held at the Design on Cloud Theater in the DAC exhibit hall. Attendees can gain access to all three training sessions with the free I LOVE DAC pass, an Engineering badge or Full Conference badge.

  • Tuesday, July 12 – Hands-on Lab: Build a Hybrid Burst to Cloud environment with NetApp “Design Anywhere” Cloud-Bursting EDA Workloads with Bi-directional Caching of Job Data
  • Wednesday, July 13 – How to run EDA tools on the Azure Cloud
  • Wednesday July 13 – Interactive Google Cloud Hands-on Workshop

Session details, including summaries, presenter information and room numbers, can be found at: https://dac.com/content/thursday-training-day. DAC advanced registration and training session registration is now open.

Brought to you by ChipEstimate.com


View All

Other Top Stories

  • Introducing the largest portfolio of Verification IP Cores for all ...
  • Imec spin-off SOLiTHOR closes a €10M seed investment round to ...
  • OPENEDGES To Exhibit its 4-/8-bit mixed-quantization NPU IP at ...
  • Quality Designer and IT Training at the 59th Design Automation ...
  • Silicon Creations and Achronix Semiconductor Partner to Drive More ...
  • USB 3.0 PHY IP Cores in 16FFC process technology with ...
View All

Latest IP

    IEEE802.11n/ac/ax WiFi L...

    Global IP Core

    DDR-PHY-TCI-TN28HPCP...

    True Circuits

    PLL-TCI-TN7FF-CGHPLL

    True Circuits

    PCIe 4.0 SerDes PHY IP

    T2M

    eDisplay Port 1.4 Tx PHY IP

    T2M
View All

Blogs

Demystifying CXL.cache

Demystifying CXL.cache

By Sangeeta Soni Posted 5.13.2022
If you have worked with Peripheral Component Interconnect Express (PCIe) in the past, you ...
System Verification Scoreboard: Its Role and Partnership with Verification IPs

System Verification Scoreboard: Its Role and Partnership with Verification IPs

By Dimitry Pavlovsky Posted 4.29.2022
As discussed in the last installment of the blog, a robust system level scoreboard is esse...
Search IP
Advanced
Request IP
Browse IP
Compare IP
IP Vendor List
Verification IP
FPGA
IP Vendors
All Vendors
FPGA
Non-Commercial IP
Foundries
TSMC
GLOBALFOUNDRIES
SMIC
Common Platform
IP Resources
Compare IP
White Papers
Tech Talks
Videos
Blogs
Newsletter
Headline News
DAC - IP Talks
Industry Trends
Partners
Overview
Join
Login
Support
Support
Contact Us
My Account
Do Not Sell My Info
About Us
Overview
Contact Us
ChipEstimate.com Chip Planning & IP Portal -- Copyright © ChipEstimate.com. All rights reserved.
Privacy Policy Terms of Use