Home  >  Blogs  >  Securing Offload Engines For A Robust Secure SoC System

About the Author

Sriram is a product marketing manager in Cadence’s Tensilica IP group managing the Xtensa CPUs and security. Prior to joining Cadence, Sriram worked at Microchip Technology where he defined several 32-bit ARM based microcontrollers and was successful in taking them to market. Sriram graduated from Arizona State University with Masters in EE specializing in solid state electronics.