Home > Browse > Digital Core IP > Mathematic Functions > Shifter

Shifter / IP Cores Results

2 matches found

Xilinx

RAM-based Shift Register RAM-based Shift Register

Xilinx

Linear Feedback Shift Register (LFSR) Linear Feedback Shift Register (LFSR)

Related Documents

Synopsys

Sweet Sounding SoCs: Why Analog Audio IP Lowers Costs and Sounds Better than Digital PWM

Synopsys

Understanding Clock Jitter Effects on Data Converter Performance and How to Minimize Them

Cadence

Cadence SoC Realization

Synopsys

Addressing Power and Speed Requirements of Mobile Devices with Data Converter IP

Xilinx

Simulating FPGA Power Integrity Using S-Parameter Models

Xilinx

The Xilinx Isolation Design Flow for Fault-Tolerant Systems

Xilinx

Xilinx Redefines Power, Performance, and Design Productivity with Three Innovative 28 nm FPGA Families: Virtex-7, Kintex-7, and Artix-7 Devices

Xilinx

Considerations Surrounding Single Event Effects in FPGAs,ASICs, and Processors

Xilinx

Practical Use of FPGAs and IP in DO-254 Compliant Systems

Xilinx

Partial Reconfiguration of Xilinx FPGAs Using ISE Design Suite

1 2 3 4 5

Latest IP

LVDS Tx PHY IP

T2M

USB 3.0/ PCIe 3.0/ SATA ...

T2M

IEEE802.11n/ac/ax WiFi L...

Global IP Core

DDR-PHY-TCI-TN28HPCP...

True Circuits

PLL-TCI-TN7FF-CGHPLL

True Circuits

Most Popular IP

PermSRAM-128b-3FTP-IBM-180nm-G

NSCore

EZ0008K8AB180MX11

eMemory

USB 3.x Hub IP

SmartDV

EE0064X8CW180BF07

eMemory

CXL 2.0 Controller

Rambus

MI2Cv2

Mentor