Reduce Chip Power with Antifuse OTP Memory
Embedded non-volatile memory is becoming more prevalent in a wide range of chips, a significant percentage of which are for power-sensitive applications such as mobile communications, RFID and implanted medical devices. Memory IP for such applications requires the design of both the basic memory bit and the memory macro architecture to minimize power demands. An appropriate one-time programmable (OTP) memory macro can meet the non-volatile memory requirements of many applications while offering exceptionally low-power operation.
To see the entire IP Doc from Jim Lipman, Sidense (a part of Synopsys), please log in or register.