Home  >  White Papers  >  Complex Chip Design - Clearing the Final Hurdle Using Post-Silicon Ver...

Contact Vendor


77 North Almaden, Suite 1718
San Jose, CA 95110
To request more information about SmartDV
About the Author

Bipul Talukdar is SmartDV’s director of Applications Engineering in North America. He is an expert in hardware functional verification with a specialty in Verification IP development, formal property verification and hardware emulation. Talukdar’s recent experience is in formal verification of RISC-V based cores and subsystems and coverage-based closure. He holds a Bachelor of Science degree in Engineering, Electronics and Telecommunication from the National Institute of Technology, Silchar in India.

Latest Semiconductor IP