Home > Browse > Digital Core IP > Clock > Timer

Timer / IP Cores Results

20 matches found

Digital Core Design

D8254 D8254 - Programmable Interval Timer

eInfochips

e8254 8254 Programmable Interval Timer/ Counter

INICORE

TIMERmodule Dual 16-bit timer with prescaler

INICORE

WDmodule Programmable watchdog

Millogic

MC68230 MC68230 Core

Cadence

Triple Timer Counter (TTC) Cadence Triple Timer Counter (TTC)

EnSilica

eSi-Watchdog - Watchdog Timer eSi-Watchdog - Watchdog Timer with AMBA APB Interface

EnSilica

eSi-Timer - Programmable Multi-function Timer eSi-Timer - Programmable Multi-function Timer with AMBA APB Interface

TekStart LLC

D6840 Programmable Timer Module

TekStart LLC

D8254 Programmable Interval Timer

1 2

Related Documents

Synopsys

How System-Level Trade-Offs Drive Data Converter Decisions

Synopsys

Hi-Fi Audio: Unveiling the Hidden dBs

Synopsys

Show Me the Next-Generation HDMI

Synopsys

Sweet Sounding SoCs: Why Analog Audio IP Lowers Costs and Sounds Better than Digital PWM

Synopsys

Understanding Clock Jitter Effects on Data Converter Performance and How to Minimize Them

Cadence

Cadence SoC Realization

Synopsys

Addressing Power and Speed Requirements of Mobile Devices with Data Converter IP

Xilinx

Simulating FPGA Power Integrity Using S-Parameter Models

Xilinx

The Xilinx Isolation Design Flow for Fault-Tolerant Systems

Xilinx

Xilinx Redefines Power, Performance, and Design Productivity with Three Innovative 28 nm FPGA Families: Virtex-7, Kintex-7, and Artix-7 Devices

1 2 3 4 5

Latest IP

SMIC15LV_MC

VeriSilicon

SMIC25 MC

VeriSilicon

SMIC09LL 9T HVT STD Cells

VeriSilicon

SMIC09LL 9T RVT STD Cells

VeriSilicon

SMSB11ULL

VeriSilicon

Most Popular IP

Dual Port SRAM Compiler - TSMC 6nm

Dolphin Technology

dwc_arc_npx6_tensor_fpu_option

Synopsys

9-Bit Dual Core SAR ADC

T2M

General purpose, low area, low jitter fractional-N PLL

Silicon Creations

PLL-TCI-TN7FFLVT-CGLPLL

True Circuits

Inter Integrated Circuit (I2C) with FIFO - APB Bus

Digital Blocks