Home  >  Blogs  >  How We Developed and Tested a Prototype DDR5 Interface in Silicon Based on a Preliminary Version of the DDR5 Standard

About the Author

Marc Greenberg is group director of product marketing for DDR, Storage, and MIPI IP at Cadence. He has over 10 years of experience working with advanced IP and has held technical and product marketing positions at Denali and Synopsys. He has a further 10 years of experience at Motorola in IP creation, IP management, and SoC methodology roles in Europe and the United States. He holds a five-year master’s degree in electronics from the University of Edinburgh in Scotland.