Home  >  Blogs  >  Tag Archives

Semiconductor IP News and Trends Blog


Tag Archives: co-verification

 

What Is Hardware–Software Integration?

June 20, 2013 - By John Blyler
The left-hand side of the systems-engineering Vee-diagram is where hardware and software subsystems really come together. But in what context? Continue reading »

Browse by Date

2022
JanuaryFebruaryMarchAprilMayJuly
2021
JanuaryFebruaryMarchAprilMayJuneJulyAugustSeptemberOctoberNovemberDecember
2020
JanuaryFebruaryMarchAprilMayJuneJulyAugustSeptemberOctoberNovember
2019
JanuaryFebruaryAprilMayJuneJulyAugustSeptemberOctoberNovemberDecember
2018
MayJuneJulyAugustNovemberDecember
2017
JanuaryFebruaryMarchAprilJuneJulyAugustSeptemberOctoberNovemberDecember
2016
JanuaryFebruaryMarchAprilMayJulyAugustSeptemberOctoberNovemberDecember
2015
JanuaryFebruaryMarchAprilMayJuneJulyOctoberNovemberDecember
2014
JanuaryFebruaryMarchAprilMayJuneAugustSeptemberOctoberNovemberDecember
2013
JanuaryFebruaryMarchAprilMayJuneJulyAugustSeptemberOctoberNovemberDecember
2012
JanuaryFebruaryMarchAprilMayJuneJulyAugustSeptemberOctoberNovemberDecember
2011
MayJuneJulyAugustSeptemberOctoberNovemberDecember
View All

Latest IP

View All
Most Popular IP
SDRAM DDR3/2 & LPDDR3/2 Hardened PHY - TSMC 65nm
Dolphin Technology
NAND Flash ONFi 4/3/2/1, Toggle 2 /1 Controller
Cadence
MACsec-IP-163 /IP-164 (EIP-163/164) v2
Rambus
Low power, low area, fractional-N PLL
Silicon Creations
General purpose, low jitter fractional-N PLL
Silicon Creations
General purpose, low area, low jitter fractional-N PLL
Silicon Creations
ChipEstimate.com Chip Planning & IP Portal -- Copyright © ChipEstimate.com. All rights reserved.