Complex Instruction Set Computing (CISC) processors derive their performance from a set of instructions that are capable of executing multiple low level operations.
Browse for CISC IP / IP Cores
A coprocessor supplements the functions of the primary processor, which may include floating point arithmetic, signal processing, graphics, or encryption.
Browse for Coprocessor IP / IP Cores
Browse for Graphics IP / IP Cores
A macrosequencer is a flexible processor that can be reconfigured to a different algorithm on demand and is often used in reconfigurable computing machines.
Browse for Macrosequencer IP / IP Cores
Other IP includes many additional types of Processor IP
Browse for Other IP / IP Cores
Reduced Instruction Set Computing (RISC) processors derive their performance from a large set of simple uniform instructions that can be executed quickly.
Browse for RISC IP / IP Cores
Very Long Instruction Word (VLIW) processors take advantage of instruction set parallelism controlled by the compiler to simplify the hardware.
Browse for VLIW IP / IP Cores