Home > Log In
Log In
DDR2/DDR SDRAM Memory Controller
IP Preview
Name:
DDR2/DDR SDRAM Memory Controller
Provider:
Beyond Semiconductor
Description:
DDR2, DDR controller. Highly efficient interleaving for maximum bus efficiency. AHB/APB or Wishbone bus interface.
Overview:
The Beyond DDR2/DDR SDRAM Memory Controller IP Core provides extensively configurable features, optimal bus efficiency, and compact core size.
Category:
Additional data available! Portability, process node, maturity, features, and more can be viewed by logging in with your ChipEstimate.com account.
To see the entire IP datasheet from Beyond Semiconductor please log in or register.
Please log in to continue
Please log in to continueNew user?
Latest Semiconductor IP
SMIC15LV_MC
VeriSilicon
SMIC25 MC
VeriSilicon
SMIC09LL 9T HVT STD Cells
VeriSilicon
SMIC09LL 9T RVT STD Cells
VeriSilicon
SMSB11ULL
VeriSilicon
Most Popular IP
Dual Port SRAM Compiler - TSMC 6nm
Dolphin Technology
dwc_arc_npx6_tensor_fpu_option
Synopsys
General purpose, low area, low jitter fractional-N PLL
Silicon Creations
PLL-TCI-TN7FFLVT-CGLPLL
True Circuits
Inter Integrated Circuit (I2C) with FIFO - APB Bus
Digital Blocks