Home > Log In
Log In
Cadence Sparrow 112Gbps SerDes Design IP - TSMC 5nm
IP Preview
Name:
Cadence Sparrow 112Gbps SerDes Design IP - TSMC 5nm
Provider:
Cadence-Intel IP
Description:
112Gbps LR PAM4 SerDes in TSMC 5nm
Overview:
Sparrow is a 112Gbps SerDes IP implemented in the TSMC 5nm FinFET process, designed to cover operating speeds and channels for backplane and front panel operations. Sparrow’s data rate can vary ...
Category:
Additional data available! Portability, process node, maturity, features, and more can be viewed by logging in with your ChipEstimate.com account.
To see the entire IP datasheet from Cadence-Intel IP please log in or register.
Please log in to continue
Please log in to continueNew user?
Latest Semiconductor IP
DDR-PHY-TCI-TN28HPCP...
True Circuits
PLL-TCI-TN7FF-CGHPLL
True Circuits
MIPI CSI-2 Rx - IP core ...
Shikino High-Tech
Most Popular IP
EE0512X8CQ180GF01_M4
eMemory
dwc_nvm_mtp_silterra
Synopsys
ZSPneo
VeriSilicon
PLL-TCI-TN7FF-DSHPLL
True Circuits