Home > Log In
Log In
Cadence Trogon 112Gbps Octal SerDes Design IP - TSMC 7nm
IP Preview
Name:
Cadence Trogon 112Gbps Octal SerDes Design IP - TSMC 7nm
Provider:
Cadence-Intel IP
Description:
112Gbps XSR PAM4 SerDes in TSMC 7nm
Overview:
Trogon is a 112Gbps XSR PAM4 SerDes IP implemented in the TSMC 7nm FinFET process designed for die-to-die (D2D) and die-to-optical engine (D2OE) connectivities.
Category:
Additional data available! Portability, process node, maturity, features, and more can be viewed by logging in with your ChipEstimate.com account.
To see the entire IP datasheet from Cadence-Intel IP please log in or register.
Please log in to continue
Please log in to continueNew user?
Latest Semiconductor IP
LVDS Tx PHY IP
T2M
IEEE802.11n/ac/ax WiFi L...
Global IP Core
DDR-PHY-TCI-TN28HPCP...
True Circuits
PLL-TCI-TN7FF-CGHPLL
True Circuits
Most Popular IP
MIPI CSI-2 Tx IP core HIP 3900
HDL Design House
EE0064X8CW180BF07
eMemory
CXL 2.0 Controller
Rambus
Tiny area, core voltage only audio PLL
Silicon Creations
USB 2.0 Hub Controller
Arasan Chip Systems