Home > Log In
Log In
Cadence Trogon 112Gbps Octal SerDes Design IP - TSMC 7nm
IP Preview
Name:
Cadence Trogon 112Gbps Octal SerDes Design IP - TSMC 7nm
Provider:
Cadence-Intel IP
Description:
112Gbps XSR PAM4 SerDes in TSMC 7nm
Overview:
Trogon is a 112Gbps XSR PAM4 SerDes IP implemented in the TSMC 7nm FinFET process designed for die-to-die (D2D) and die-to-optical engine (D2OE) connectivities.
Category:
Additional data available! Portability, process node, maturity, features, and more can be viewed by logging in with your ChipEstimate.com account.
To see the entire IP datasheet from Cadence-Intel IP please log in or register.
Please log in to continue
Please log in to continueNew user?
Latest Semiconductor IP
dwc_arc_vpx5_dsp
Synopsys
dwc_arc_vpx3_dsp
Synopsys
dwc_arc_vpx2_dsp
Synopsys
MXL-DPHY-PLL-1p2G...
Mixel
DB-eSPI-SPI-MS-A...
Digital Blocks
Most Popular IP
Dual Port SRAM Compiler - TSMC 6nm
Dolphin Technology
PowerVR GE8322 GPU Graphics Processor
Imagination Technologies