Cadence Trogon 112Gbps Octal SerDes Design IP - TSMC 7nm
IP Preview
Name:
Cadence Trogon 112Gbps Octal SerDes Design IP - TSMC 7nm
Provider:
Cadence-Intel IP
Description:
112Gbps XSR PAM4 SerDes in TSMC 7nm
Overview:
Trogon is a 112Gbps XSR PAM4 SerDes IP implemented in the TSMC 7nm FinFET process designed for die-to-die (D2D) and die-to-optical engine (D2OE) connectivities.