Home > Log In
Log In
R-Stratus-LPRR
IP Preview
Name:
R-Stratus-LPRR
Provider:
Dolphin Design
Description:
Cache controller including Retention Ready feature for fast CPU wake-up time and very low power consumption
Overview:
R-Stratus-LPRR is THE new generation of cache controller for MCU applications whenever the application program is stored in a Non Volatile Memories (NVM) like eFlash or EEPROM.
R-Stratus LPRR ...
Category:
Additional data available! Portability, process node, maturity, features, and more can be viewed by logging in with your ChipEstimate.com account.
To see the entire IP datasheet from Dolphin Design please log in or register.
Please log in to continue
Please log in to continueNew user?
Latest Semiconductor IP
IEEE802.11n/ac/ax WiFi L...
Global IP Core
028SAM_DCDC_04
NTLab
028SAM_DCDC_03
NTLab
WEA811S45G
weasic
WEA1014S46G
weasic
Most Popular IP
Low power, low area, fractional-N PLL
Silicon Creations
M31 USB 4.0 Gen 3X2 and DP1.4 X4 PHY IP with Tyoe-C connector support
M31 Technology Corporation
M31 PCIe 5.0 PHY IP for Storage and High Bandwidth Connection
M31 Technology Corporation
DDR-PHY-TCI-TN28HPCP-DDR43PHY
True Circuits
MEERKAT_1_SLG_IN-CHIP_MONITORING
Dolphin Design