Home > Log In
Log In
RAR-eSR-qLR-OV-LB-ref-2.7-5.5-0.55-3.3.05_TSMC_40_uLPeF
IP Preview
Name:
RAR-eSR-qLR-OV-LB-ref-2.7-5.5-0.55-3.3.05_TSMC_40_uLPeF
Provider:
Dolphin Design
Description:
TSMC 40nm ULP eFlash combo voltage regulator combining a high efficiency DC-DC for operation in normal mode and an ultra-low qui
Overview:
The RAR-eSR-qLR Retention Alternating Regulator combines two regulation sub-components: a high-efficiency switching regulator (eSR) and an ultra low quiescent linear regulator (qLR). A Regulation ...
Category:
Additional data available! Portability, process node, maturity, features, and more can be viewed by logging in with your ChipEstimate.com account.
To see the entire IP datasheet from Dolphin Design please log in or register.
Please log in to continue
Please log in to continueNew user?
Latest Semiconductor IP
LVDS Tx PHY IP
T2M
IEEE802.11n/ac/ax WiFi L...
Global IP Core
DDR-PHY-TCI-TN28HPCP...
True Circuits
PLL-TCI-TN7FF-CGHPLL
True Circuits
Most Popular IP
MIPI CSI-2 Tx IP core HIP 3900
HDL Design House
EE0064X8CW180BF07
eMemory
CXL 2.0 Controller
Rambus
Tiny area, core voltage only audio PLL
Silicon Creations
USB 2.0 Hub Controller
Arasan Chip Systems