Home > Log In
Log In
RAR-iLR-qLR-OV-LS-ref-2.7-5.5-0.55-3.3.03_TSMC_40_uLPeF
IP Preview
Name:
RAR-iLR-qLR-OV-LS-ref-2.7-5.5-0.55-3.3.03_TSMC_40_uLPeF
Provider:
Dolphin Design
Description:
TSMC 40 ULP eFlash Combo voltage regulator combining a linear regulator for active mode with an ultra-low quiescent regulator fo
Overview:
Combo voltage regulator designed in TSMC 40 ULP eFlash, combining a linear regulator for active mode with an ultra-low quiescent regulator for low-power operation in sleep mode. A Regulation ...
Category:
Additional data available! Portability, process node, maturity, features, and more can be viewed by logging in with your ChipEstimate.com account.
To see the entire IP datasheet from Dolphin Design please log in or register.
Please log in to continue
Please log in to continueNew user?
Latest Semiconductor IP
LVDS Tx PHY IP
T2M
IEEE802.11n/ac/ax WiFi L...
Global IP Core
DDR-PHY-TCI-TN28HPCP...
True Circuits
PLL-TCI-TN7FF-CGHPLL
True Circuits
Most Popular IP