Home > Log In
Log In
10-track Standard Cell Library - TSMC 55nm
IP Preview
Name:
10-track Standard Cell Library - TSMC 55nm
Provider:
Dolphin Technology
Description:
High Performance & High Density 10 - track Standard Cell library - TSMC 55nm 55LP / LP_eF / ULP / ULP_eF / GP, supports 60/65/7
Overview:
Dolphin offers an extensive array of Standard Cell libraries that have been methodically tested and verified in silicon for each process technology supported. More than 4400 fully customizable ...
Category:
Additional data available! Portability, process node, maturity, features, and more can be viewed by logging in with your ChipEstimate.com account.
To see the entire IP datasheet from Dolphin Technology please log in or register.
Please log in to continue
Please log in to continueNew user?
Latest Semiconductor IP
SMIC15LV_MC
VeriSilicon
SMIC25 MC
VeriSilicon
SMIC09LL 9T HVT STD Cells
VeriSilicon
SMIC09LL 9T RVT STD Cells
VeriSilicon
SMSB11ULL
VeriSilicon
Most Popular IP
Dual Port SRAM Compiler - TSMC 6nm
Dolphin Technology
dwc_arc_npx6_tensor_fpu_option
Synopsys
General purpose, low area, low jitter fractional-N PLL
Silicon Creations
PLL-TCI-TN7FFLVT-CGLPLL
True Circuits
Inter Integrated Circuit (I2C) with FIFO - APB Bus
Digital Blocks