Home > Log In
Log In
Dual Port SRAM Compiler - TSMC 65nm
IP Preview
Name:
Dual Port SRAM Compiler - TSMC 65nm
Provider:
Dolphin Technology
Description:
Low Power Dual Port SRAM Compiler with Row/Column Redundancy Option, supports process GP/LP
Overview:
Dolphin Technology maintains a broad IP portfolio of Memory Compilers, Specialty Memory and Memory Test & Repair (Memory BIST), providing SoC designers with solutions optimized for low power, high ...
Category:
Additional data available! Portability, process node, maturity, features, and more can be viewed by logging in with your ChipEstimate.com account.
To see the entire IP datasheet from Dolphin Technology please log in or register.
Please log in to continue
Please log in to continueNew user?
Latest Semiconductor IP
DB-eSPI-SPI-MS-A...
Digital Blocks
IEEE802.11n/ac/ax WiFi L...
Global IP Core
IPM-NVMe - NVM Express I...
IP-Maker
IPM-NVMe-Host-easy
IP-Maker
IPM-UNFC for Ultrascale
IP-Maker
Most Popular IP
Dual Port SRAM Compiler - TSMC 6nm
Dolphin Technology
dwc_adc_lowspeed_sar_tsmc
Synopsys
S3ADS750M8BT65LPB
Dialog Semiconductor
General purpose, low area, low jitter fractional-N PLL
Silicon Creations
PLL-TCI-TN7FFLVT-CGLPLL
True Circuits