Home > Log In
Please log in to watch video
NVIDIA Partners with Cadence to Overcome Chip Design Challenges
Cadence | 2:51
Find out from Narendra Konda, Director, Hardware Engineering, NVIDIA, how Cadence helps them overcome challenges faced while designing the world’s largest GPUs and SoC chips.
Please log in to continue
New user?
Latest Semiconductor IP
DB-I2C-MS-Hs-Mod...
Digital Blocks
IEEE802.11n/ac/ax WiFi L...
Global IP Core
028SAM_DCDC_04
NTLab
028SAM_DCDC_03
NTLab
WEA811S45G
weasic
White Papers
Calibrate and Configure Your Power Management IC with NVM IP
On October 11th, 2018, the world woke up to the news that tech-titan Apple had agreed to buy a portion of chip supplier Dialog Semiconductor in a deal valued at ...
Complex Chip Design - Clearing the Final Hurdle Using Post-Silicon Verification IP
Verification is one of the most critical and complex activities that occurs throughout the process of designing an SoC or ASIC device. It is typically acts as the ...