Home > Log In
Log In
PLB Bus Structure
IP Preview
Name:
PLB Bus Structure
Provider:
Xilinx
Description:
PLB Bus Structure
Overview:
The 64-bit Processor Local Bus (PLB) consists of a bus control unit, a watchdog timer, and separate address, write and read data path units with a three-cycle-only arbitration feature. It contains ...
Category:
Additional data available! Portability, process node, maturity, features, and more can be viewed by logging in with your ChipEstimate.com account.
To see the entire IP datasheet from Xilinx please log in or register.
Please log in to continue
Please log in to continueNew user?
Latest Semiconductor IP
dwc_arc_vpx5_dsp
Synopsys
dwc_arc_vpx3_dsp
Synopsys
dwc_arc_vpx2_dsp
Synopsys
MXL-DPHY-PLL-1p2G...
Mixel
DB-eSPI-SPI-MS-A...
Digital Blocks
Most Popular IP
Dual Port SRAM Compiler - TSMC 6nm
Dolphin Technology
PowerVR GE8322 GPU Graphics Processor
Imagination Technologies