ESD Clamps available with low (<100fF) to ultra low (< 10fF) capacitance for high speed interfaces
Overview:
TakeCharge Design Kits {TDK} are available for all advanced CMOS nodes: 180nm down to 4nm finFETS. The ESD protection library elements [Open Access] provide a solution set completing the foundry ...