Home > Log In
Log In
LDO SGC73025 LOW NOISE REG FOR USB PLL SERDES
IP Preview
Name:
LDO SGC73025 LOW NOISE REG FOR USB PLL SERDES
Provider:
SiliconGate
Description:
LDO Low Noise High PSRR Series (80dB@20kHz), Io= 25 mA
Overview:
LDO: The SGC73025 is the 25 mA regulator of a family of low-dropout (LDO), low-power linear regulator LDO: P solutions for integration on SoC.
Offers very high power supply rejection ratio ...
Category:
Additional data available! Portability, process node, maturity, features, and more can be viewed by logging in with your ChipEstimate.com account.
To see the entire IP datasheet from SiliconGate please log in or register.
Please log in to continue
Please log in to continueNew user?
Latest Semiconductor IP
IEEE802.11n/ac/ax WiFi L...
Global IP Core
028SAM_DCDC_04
NTLab
028SAM_DCDC_03
NTLab
WEA811S45G
weasic
WEA1014S46G
weasic
Most Popular IP
M31 USB 4.0 Gen 3X2 and DP1.4 X4 PHY IP with Tyoe-C connector support
M31 Technology Corporation
M31 PCIe 5.0 PHY IP for Storage and High Bandwidth Connection
M31 Technology Corporation
DDR-PHY-TCI-TN28HPCP-DDR43PHY
True Circuits
MEERKAT_1_SLG_IN-CHIP_MONITORING
Dolphin Design
IEEE802.11n/ac/ax WiFi LDPC Decoder ASIC or FPGA
Global IP Core