Home > Log In
Log In
dwc_arc_npx6_tensor_fpu_option
IP Preview
Name:
dwc_arc_npx6_tensor_fpu_option
Provider:
Synopsys
Description:
Optional extension of NPX6 NPU tensor operations to include floating-point support with BF16 or BF16+FP16
Overview:
DesignWare® ARC® NPX Neural Processor IP family provides a high-performance, power- and area-efficient IP solution for a range of applications requiring AI enabled SoCs. The ...
Category:
Additional data available! Portability, process node, maturity, features, and more can be viewed by logging in with your ChipEstimate.com account.
To see the entire IP datasheet from Synopsys please log in or register.
Please log in to continue
Please log in to continueNew user?
Latest Semiconductor IP
JESD204C
Comcores
JESD204B
Comcores
LVDS Tx PHY IP
T2M
IEEE802.11n/ac/ax WiFi L...
Global IP Core
Most Popular IP
EZ0008K8AB180MX11
eMemory
dwc_nvm_mtp_silterra
Synopsys
EE0512X8CQ180GF01_M4
eMemory
UART Controller IP
SmartDV
dwc_arc_npx6_96k_npu
Synopsys