Home > Log In
Log In
dwc_ddr4_multiphy_tsmc
IP Preview
Name:
dwc_ddr4_multiphy_tsmc
Provider:
Synopsys
Description:
DDR4 multiPHY in TSMC
Overview:
Synopsys DesignWare® DDR4 multiPHY IP cores are mixed-signal PHY IP cores that supply the complete physical interface to JEDEC standard DDR4, DDR3, LPDDR2, and LPDDR3 SDRAM memories. The ...
Category:
Additional data available! Portability, process node, maturity, features, and more can be viewed by logging in with your ChipEstimate.com account.
To see the entire IP datasheet from Synopsys please log in or register.
Please log in to continue
Please log in to continueNew user?
Latest Semiconductor IP
IEEE802.11n/ac/ax WiFi L...
Global IP Core
DDR-PHY-TCI-TN28HPCP...
True Circuits
PLL-TCI-TN7FF-CGHPLL
True Circuits
Most Popular IP
EE064X16BA15RGM13
eMemory
EE0001K8CL180SV22
eMemory
CEVA-XC4000
CEVA
General purpose, low area, low jitter fractional-N PLL
Silicon Creations
USB3.0, 3.1 Hub Controller
L&T Technology Services