Home > Log In
Log In
dwc_hbm3_phy_tsmc5ff12
IP Preview
Name:
dwc_hbm3_phy_tsmc5ff12
Provider:
Synopsys
Description:
HBM3 PHY - TSMC N5 1.2V
Overview:
The Synopsys DesignWare HBM3 PHY is a complete physical layer IP interface (PHY) solution for high-performance computing (HPC), AI, graphics, and networking ASIC, ASSP, and ...
Category:
Additional data available! Portability, process node, maturity, features, and more can be viewed by logging in with your ChipEstimate.com account.
To see the entire IP datasheet from Synopsys please log in or register.
Please log in to continue
Please log in to continueNew user?
Latest Semiconductor IP
SMIC15LV_MC
VeriSilicon
SMIC25 MC
VeriSilicon
SMIC09LL 9T HVT STD Cells
VeriSilicon
SMIC09LL 9T RVT STD Cells
VeriSilicon
SMSB11ULL
VeriSilicon
Most Popular IP
Dual Port SRAM Compiler - TSMC 6nm
Dolphin Technology
dwc_arc_npx6_tensor_fpu_option
Synopsys
General purpose, low area, low jitter fractional-N PLL
Silicon Creations
PLL-TCI-TN7FFLVT-CGLPLL
True Circuits
Inter Integrated Circuit (I2C) with FIFO - APB Bus
Digital Blocks