Home > Log In
Log In
PCIe 2.0 SerDes PHY IP
IP Preview
Name:
PCIe 2.0 SerDes PHY IP
Provider:
T2M
Description:
Quad Lane 5Gbps PCIe 2.0 PHY IP (Silicon Proven in TSMC 22ULP/ULL)
Overview:
The PCIe2.0 PHY IP is a complete physical layer (PHY) IP solution designed for automotive and consumer applications. Compliant with the PCIe2.0 base specifications, the PHY IP integrates ...
Category:
Additional data available! Portability, process node, maturity, features, and more can be viewed by logging in with your ChipEstimate.com account.
To see the entire IP datasheet from T2M please log in or register.
Please log in to continue
Please log in to continueNew user?
Latest Semiconductor IP
DB-I2C-MS-Hs-Mod...
Digital Blocks
IEEE802.11n/ac/ax WiFi L...
Global IP Core
028SAM_DCDC_04
NTLab
028SAM_DCDC_03
NTLab
WEA811S45G
weasic
Most Popular IP
M31 USB 4.0 Gen 3X2 and DP1.4 X4 PHY IP with Tyoe-C connector support
M31 Technology Corporation
M31 PCIe 5.0 PHY IP for Storage and High Bandwidth Connection
M31 Technology Corporation
DDR-PHY-TCI-TN28HPCP-DDR43PHY
True Circuits
MEERKAT_1_SLG_IN-CHIP_MONITORING
Dolphin Design
IEEE802.11n/ac/ax WiFi LDPC Decoder ASIC or FPGA
Global IP Core