Log In

PLL-TCI-UL65LP-DSLPLL

True Circuits

UMC L65LP 65nm Deskew PLL - 60MHz-300MHz

The Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference. The PLL can also multiply the clock reference by an integer between 1 and 4. ...