Phase Locked Loop (PLL) frequency multiplier core, fully digital circuitry using standard cell libraries
Overview:
C3-PLL-1 relies on the DIGICC design concept of Cologne Chip. This makes it possible to easily implement the core in all process technologies: C3-PLL-1 is a fully digital circuitry using standard ...