Home  >  IP Resources  >  Tech Talks  >  Multicore ARM SoCs Face Cache Coherency Dilemma

Contact Vendor


If you want to achieve silicon success, work with Cadence® to choose the right IP solution and capture its full value in your SoC design.

2655 Seely Avenue
San Jose, CA 95134
To request more information about Cadence

About the Author

Mirit Fromovich

Mirit Fromovich, Verification IP Solutions Architect at Cadence Design Systems, leads the worldwide deployment of AMBA verification IP. Mirit is an expert in the application of verification IP and advanced verification techniques and technologies having worked in the field over 10 years. Mirit holds a BSC in software engineering and mathematics from the Bar-Ilan Institute of Technology.