Home  >  IP Resources  >  Tech Talks  >  Reduce Test Cost and Shorten Design Cycle with Hierarchical SoC Testin...

Contact Vendor


Synopsys delivers semiconductor design software, intellectual property (IP), design for manufacturing (DFM) solutions and professional services that companies use to design systems-on-chips (SoCs) and electronic systems. The company's products enable semiconductor, computer, communications, consumer electronics and other companies that develop electronic products to improve performance, increase productivity and achieve predictable success from systems to silicon

700 East Middlefield Road
Mountain View, CA 94043-4033
To request more information about Synopsys

About the Author

Sandeep Kaushik

Sandeep Kaushik is the Sr. Product Marketing Manager for the Embedded Test and Repair product line at Synopsys. Sandeep brings over 13 years of experience in the field of Design-for-Test. Sandeep holds a Bachelor's Degree in Electrical Engineering from the Indian Institute of Technology in Delhi, India, a Master’s Degree in Electrical Engineering from Stanford University and a Master’s Degree in Business Administration from the Haas School of Business, University of California, Berkeley.